

# Logic Design – Lab 5: “Digital Counters”

For the report, please complete the tasks marked in green boxes only! (ver. 2020)

## 1. Introduction


Counter is a sequential circuit. A digital circuit which is used for a counting pulses is known counter. Counter is the widest application of flip-flops (FFs). It is a group of flip-flops with a clock signal applied. Counters are of two types.

- Asynchronous or ripple counters.
- Synchronous counters.

### *Asynchronous or ripple counters*

The logic diagram of a 2-bit ripple up counter is shown in figure. The toggle (T) flip-flop are being used. But we can use the JK flip-flop also with J and K connected permanently to logic 1. External clock is applied to the clock input of flip-flop A and  $Q_A$  output is applied to the clock input of the next flip-flop i.e. FF-B.

### Logical Diagram



### Operation

S.N.	Condition	Operation
1	Initially let both the FFs be in the reset state	$Q_B Q_A = 00$ initially
2	After 1st negative clock edge	As soon as the first negative clock edge is applied, FF-A will toggle and $Q_A$ will be equal to 1.  $Q_A$ is connected to clock input of FF-B. Since $Q_A$ has changed from 0 to 1, it is treated as the positive clock edge by FF-B. There is no change in $Q_B$ because FF-B is a negative edge triggered FF.  $Q_B Q_A = 01$ after the first clock pulse.
3	After 2nd negative clock edge	On the arrival of second negative clock edge, FF-A toggles again and $Q_A = 0$ .  The change in $Q_A$ acts as a negative

		<p>clock edge for FF-B. So it will also toggle, and <math>Q_B</math> will be 1.</p> <p><math>Q_B Q_A = 10</math> after the second clock pulse.</p>
4	<b>After 3rd negative clock edge</b>	<p>On the arrival of 3rd negative clock edge, FF-A toggles again and <math>Q_A</math> become 1 from 0.</p> <p>Since this is a positive going change, FF-B does not respond to it and remains inactive. So <math>Q_B</math> does not change and continues to be equal to 1.</p> <p><math>Q_B Q_A = 11</math> after the third clock pulse.</p>
5	<b>After 4th negative clock edge</b>	<p>On the arrival of 4th negative clock edge, FF-A toggles again and <math>Q_A</math> becomes 0 from 1.</p> <p>This negative change in <math>Q_A</math> acts as clock pulse for FF-B. Hence it toggles to change <math>Q_B</math> from 1 to 0.</p> <p><math>Q_B Q_A = 00</math> after the fourth clock pulse.</p>

### Truth Table

Clock	Counter output		State number	Deciimal Counter output
	$Q_B$	$Q_A$		
Initially	0	0	—	0
1st	0	1	1	1
2nd	1	0	2	2
3rd	1	1	3	3
4th	0	0	4	0


### **Synchronous counters**

If the "clock" pulses are applied to all the flip-flops in a counter simultaneously, then such a counter is called as synchronous counter.

#### **2-bit Synchronous up counter**

The  $J_A$  and  $K_A$  inputs of FF-A are tied to logic 1. So FF-A will work as a toggle flip-flop. The  $J_B$  and  $K_B$  inputs are connected to  $Q_A$ .

## Logical Diagram



## Operation

S.N.	Condition	Operation
1	<b>Initially let both the FFs be in the reset state</b>	$Q_B Q_A = 00$ initially.
2	<b>After 1st negative clock edge</b>	<p>As soon as the first negative clock edge is applied, FF-A will toggle and <math>Q_A</math> will change from 0 to 1.</p> <p>But at the instant of application of negative clock edge, <math>Q_A, J_B = K_B = 0</math>. Hence FF-B will not change its state. So <math>Q_B</math> will remain 0.</p> <p><math>Q_B Q_A = 01</math> after the first clock pulse.</p>
3	<b>After 2nd negative clock edge</b>	<p>On the arrival of second negative clock edge, FF-A toggles again and <math>Q_A</math> changes from 1 to 0.</p> <p>But at this instant <math>Q_A</math> was 1. So <math>J_B = K_B = 1</math> and FF-B will toggle. Hence <math>Q_B</math> changes from 0 to 1.</p> <p><math>Q_B Q_A = 10</math> after the second clock pulse.</p>
4	<b>After 3rd negative clock edge</b>	<p>On application of the third falling clock edge, FF-A will toggle from 0 to 1 but there is no change of state for FF-B.</p> <p><math>Q_B Q_A = 11</math> after the third clock pulse.</p>
5	<b>After 4th negative clock edge</b>	<p>On application of the next clock pulse, <math>Q_A</math> will change from 1 to 0 as <math>Q_B</math> will also change from 1 to 0.</p> <p><math>Q_B Q_A = 00</math> after the fourth clock pulse.</p>

## *Classification of counters*

Depending on the way in which the counting progresses, the synchronous or asynchronous counters are classified as follows:

- Up counters
- Down counters
- Up/Down counters

## **UP/DOWN Counter**

Up counter and down counter is combined together to obtain an UP/DOWN counter. A mode control (M) input is also provided to select either up or down mode. A combinational circuit is required to be designed and used between each pair of flip-flop in order to achieve the up/down operation.

- Type of up/down counters
- UP/DOWN ripple counters
- UP/DOWN synchronous counter

## **UP/DOWN Ripple Counters**

In the UP/DOWN ripple counter all the FFs operate in the toggle mode. So either T flip-flops or JK flip-flops are to be used. The LSB flip-flop receives clock directly. But the clock to every other FF is obtained from ( $Q = \bar{Q}$ ) output of the previous FF.


- **UP counting mode (M=0)** – The Q output of the preceding FF is connected to the clock of the next stage if up counting is to be achieved. For this mode, the mode select input M is at logic 0 (M=0).
- **DOWN counting mode (M=1)** – If M = 1, then the Q bar output of the preceding FF is connected to the next FF. This will operate the counter in the counting mode.

## **Example**

3-bit binary up/down ripple counter.

- 3-bit – hence three FFs are required.
- UP/DOWN – So a mode control input is essential.
- For a ripple up counter, the Q output of preceding FF is connected to the clock input of the next one.
- For a ripple up counter, the Q output of preceding FF is connected to the clock input of the next one.
- For a ripple down counter, the Q bar output of preceding FF is connected to the clock input of the next one.
- Let the selection of Q and Q bar output of the preceding FF be controlled by the mode control input M such that, If M = 0, UP counting. So connect Q to CLK. If M = 1, DOWN counting. So connect Q bar to CLK.

## Block Diagram



## Truth Table

Inputs			Outputs
M	Q	$\bar{Q}$	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

For  $M = 0$ ,  $Y = Q$  for up counter.  
 For  $M = 1$ ,  $Y = \bar{Q}$  for up counter.

## Operation

S.N.	Condition	Operation
1	<b>Case 1 – With <math>M = 0</math> (Up counting mode)</b>	<p>If <math>M = 0</math> and <math>\bar{M} = 1</math>, then the AND gates 1 and 3 in fig. will be enabled whereas the AND gates 2 and 4 will be disabled.</p> <p>Hence <math>Q_A</math> gets connected to the clock input of FF-B and <math>Q_B</math> gets connected to the clock input of FF-C.</p> <p>These connections are same as those for the normal up counter. Thus with <math>M = 0</math> the circuit work as an up counter.</p>
2	<b>Case 2: With <math>M = 1</math> (Down counting mode)</b>	<p>If <math>M = 1</math>, then AND gates 2 and 4 in fig. are enabled whereas the AND gates 1 and 3 are disabled.</p> <p>Hence <math>\bar{Q}_A</math> gets connected to the clock input of FF-B and <math>\bar{Q}_B</math> gets connected to the clock input of FF-C.</p> <p>These connections will produce a down counter. Thus with <math>M = 1</math> the circuit works as a down counter.</p>

### **Modulus Counter (MOD-N Counter)**

The 2-bit ripple counter is called as MOD-4 counter and 3-bit ripple counter is called as MOD-8 counter. So in general, an n-bit ripple counter is called as modulo-N counter. Where, MOD number =  $2^n$ .

#### **Type of modulus**

- 2-bit up or down (MOD-4)
- 3-bit up or down (MOD-8)
- 4-bit up or down (MOD-16)


#### **Application of counters**

1. Frequency counters
2. Digital clock
3. Time measurement
4. A to D converter
5. Frequency divider circuits
6. Digital triangular wave generator.



## 2. Lab Task

With use of Electronic Workbench (EWB) construct the given counter circuits and simulate how they operate. Write down state of all counter outputs for successive clock pulses (inputs):


1. Serial/Asynchronous Modulo 8 Up-Counter - write down state of all counter outputs for successive clock pulses (UP input):




2. Serial/Asynchronous Modulo 8 Down-Counter (3-bit)- write down state of all counter outputs for successive clock pulses (DOWN input):



3. Parallel/Synchronous Modulo 8 Up-Counter - write down state of all counter outputs for successive clock pulses (UP input):




4. Synchronous Modulo 10 Up-Counter - write down state of all counter outputs for successive clock pulses (UP input):




Tip: see example file: "example\_lab5 - modulo\_10\_counter.ewb"

5. Synchronous Modulo 16 Up-Counter - write down state of all counter outputs for successive clock pulses (UP input):




6. Ring counter with JK and D flip-flops:




Ring counters are implemented using shift registers. It is essentially a circulating shift register connected so that the last flip-flop shifts its value into the first flip-flop. There is usually only a single 1 circulating in the register, as long as clock pulses are applied.

Tip: see example file: "example\_lab5 - Ring counter with JK flip-flops.ewb", and Chapter 10.5, page 173 in Handbook "Układy Logiczne – ćwiczenia laboratoryjne", Mirosław Łukowicz, PW, 2002.,

7. Asynchronous Modulo 6 Up-Counter - write down state of all counter outputs for successive clock pulses (UP input):



8. Synchronous Modulo 5 Up-Counter - write down state of all counter outputs for successive clock pulses (UP input):



9. Synchronous Modulo 9 Up-Counter - write down state of all counter outputs for successive clock pulses (UP input):

