

# **Logic Design – Lab 3: “Design of asynchronous sequential logic circuits using transition tables and output tables” - supplement**

a

$x_2$	0	0	1	0	0	0	1	0	1	0	0	0	0	
$x_1$	0	1	1	1	0	1	1	1	1	1	0	1	0	
$y=(y_1y_2)$	00	10	11	01	00	10	11	01	11	10	00	01	00	
$A$	1	2	4	3	1	2	4	3	5	2	0	3	1	

b

$x_1x_2$		00	01	11	10	$y_1y_2$
$A^t$	0	①	-	-	3	00
	1	①	-	-	2	00
	2	0	-	4	②	10
	3	1	-	5	③	01
	4	-	-	④	3	11
	5	-	-	⑤	2	11
		$A^{t+1}$				

c





Fig. 1. Time diagram (a), transition table and output map (b), design graph of given asynchronous sequential logic circuit (c).

a



b

$x_1x_2$	00	01	11	10
0	2,3	0,1	2,3	4,5
1	2,3	0,1	2,3	4,5
2	0,1	2,3	4,5	2,3
3	2,3	0,1	2,3	4,5
4	2,3	0,1	2,3	4,5
5	2,3	0,1	2,3	4,5

c

$x_1x_2$		00	01	11	10
$A^t$	0,4	①	-	④	3
	1,5	①	-	⑤	2
	2	0	-	4	②
	3	1	-	5	③
		$A^{t+1}$			

d

$x_1x_2$		00	01	11	10
$A^t$	0	①	-	①	3
	1	①	-	①	2
	2	0	-	0	②
	3	1	-	1	③
		$A^{t+1}$			

e

$x_1x_2$		00	01	11	10
$A^t$	0	00	--	11	01
	1	00	--	11	10
	2	0-	--	1-	10
	3	0-	--	1-	01
		$y^t = (y_1y_2)$			

Fig. 2. Reducing transition table: transition table with original state numbering (c) and with new internal state numbering (d), output table – for Mealy type automata (e).




Fig. 3. Internal states encoding: encoded transition table (b), encode output table (c), Karnaugh maps for internal states:  $Q_1$  and  $Q_2$  (d), Karnaugh maps for both outputs  $y_1$  and  $y_2$  (e).

$$Q_1^{t+1} = (Q_2' + x_1)(Q_2' + \bar{x}_2)(Q_1' + Q_2')(\bar{x}_1 + x_2 + Q_1'),$$

$$Q_2^{t+1} = (Q_2' + x_1)(Q_2' + \bar{x}_2)(\bar{Q}_1' + Q_2')(\bar{x}_1 + x_2 + \bar{Q}_1'),$$

$$y_1' = x_1(Q_1' + x_2),$$

$$y_2' = x_1(\bar{Q}_1' + x_2).$$

Fig. 4. Boolean functions of  $Q_1$ ,  $Q_2$ ,  $y_1$  and  $y_2$ .




Fig. 5. Circuit with NOR gates.

Implementation with S-R flip flops:




Fig. 6. Excitation functions of "memory": encoded transition tables (a), excitation table of S-R latch (Set-Reset flip-flop), separated excitation tables for S-R inputs (c).

$$s_1 = Q_2^t(\bar{x}_1 + \bar{x}_2), \quad r_1 = \bar{Q}_2^t(\bar{x}_1 + x_2), \quad s_2 = \bar{Q}_1^t x_1 \bar{x}_2, \quad r_2 = Q_1^t x_1 \bar{x}_2$$

Fig. 7. Boolean functions of  $s_1$ ,  $r_1$ ,  $s_2$  and  $r_2$ .




Fig. 8. Circuit with S-R flip-flops as internal states  $Q_1$  and  $Q_2$  memory elements.